





in an operating state of the circuit arrangement in which at least one supply voltage of the circuit arrangement is switched off, a source/drain terminal of each of the switching transistors coupled to the at least one third power switch transistor has a defined electrical potential.

Claim 32 (Newly Added): The circuit arrangement according to Claim 31, wherein the at least one third power switch transistor is a p-MOS field effect transistor.

Claim 33 (Newly Added): The circuit arrangement according to Claim 24, further comprising a pulse generator circuit that generates a flip-flop input signal from an input signal and from a clock signal and is coupled to the first power switch transistor and to the switching transistors.

Claim 34 (Newly Added): The circuit arrangement according to Claim 33, wherein the pulse generator circuit comprises a plurality of pulse generator transistors having a threshold voltage of a fourth value, wherein the magnitude of the first and/or the second value is greater than the magnitude of the fourth value.

Claim 35 (Newly Added): The circuit arrangement according to Claim 33, wherein the pulse generator circuit comprises a logic subcircuit that generates at least one flip-flop input signal from at least one input signal in accordance with a predetermined logic operation.

Claim 36 (Newly Added): The circuit arrangement according to Claim 35, wherein the logic subcircuit operates as one of an inverter, AND gate, OR gate, NAND gate, NOR gate, exclusive OR gate, and exclusive NOR gate.

Claim 37 (Newly Added): The circuit arrangement according to Claim 36, wherein the logic subcircuit comprises a plurality of logic transistors having a threshold voltage of a fifth value, wherein the magnitude of the first and/or the second value is greater than the magnitude of the fifth value.

Claim 38 (Newly Added): The circuit arrangement according to Claim 24, further comprising a control unit that controls supply voltages applied to terminals of at least a portion of the transistors of the circuit arrangement, wherein the control unit is set such that, in an energy saving operating state, the control unit can switch off all the supply voltages except for supply voltages of the flip-flop.

Claim 39 (Newly Added): The circuit arrangement according to Claim 24, further comprising a test circuit coupled to the flip-flop, wherein the test circuit tests functionality of the flip-flop.

Claim 40 (Newly Added): The circuit arrangement according to Claim 39, wherein the test circuit has an input component that programs a test input signal of the flip-flop, and an output component that reads a test output signal of the flip-flop.



Claim 46 (Newly Added): The circuit arrangement according to Claim 45, wherein the protection transistors have a gate insulating layer having a thickness greater than a thickness of the gate insulating layer of the switching transistors.

Claim 47 (Newly Added): The circuit arrangement according to Claim 34, further comprising one or more protection transistors having a threshold voltage of a seventh value and located between the flip-flop and the switching transistors, wherein the protection transistors selectively couple or decouple the flip-flop and the switching transistors, and the magnitude of the seventh value is greater than the magnitude of the third value, and

wherein the protection transistors have a gate insulating layer having a thickness greater than a thickness of the gate insulating layer of the pulse generator transistors.

Claim 48 (Newly Added): The circuit arrangement according to Claim 37, further comprising one or more protection transistors having a threshold voltage of a seventh value and located between the flip-flop and the switching transistors, wherein the protection transistors selectively couple or decouple the flip-flop and the switching transistors, and the magnitude of the seventh value is greater than the magnitude of the third value, and

wherein the protection transistors have a gate insulating layer having a thickness greater than the thickness of a gate insulating layer of the logic transistors.

Claim 49 (Newly Added): The circuit arrangement according to Claim 45, wherein

